COOLER- A Fast Multiobjective Fixed-outline Thermal Floorplanner

نویسندگان

  • Debarshi Chatterjee
  • Theodore W. Manikas
چکیده

In this work, we study multiobjective thermal-aware floorplanning in the fixed-outline context. Our baseline implementation demonstrates a 14% average interconnect improvement over Parquet for ami49, and can additionally optimize peak on-chip temperature. To circumvent the expense of Compact Thermal Models, we develop a novel approach to power-density aware floorplanning, but rigorously evaluate final layouts using a standard methodology based on the Hotspot tool. With these techniques, our multiobjective floorplanner COOLER, reduces peak temperature on MCNC circuits by 15.3°C, which is similar to the 15.1°C reduction achieved by Hotfloorplan. However, our tool is 11-146 times faster than Hotfloorplan. We also show that solutions found by Hotfloorplan lie on the Pareto front generated by COOLER.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Fixed-outline Floorplanning through Better Local Search

Classical floorplanning minimizes a linear combination of area and wirelength. When Simulated Annealing is used, e.g., with the Sequence Pair representation, the typical choice of moves is fairly straightforward. In this work, we study the fixed-outline floorplan formulation that is more relevant to hierarchical design style and is justified for very large ASICs and SOCs. We empirically show th...

متن کامل

3D thermal-aware floorplanner using a MOEA approximation

Two of the major concerns in 3D stacked technology are heat removal and power density distribution. In our work, we propose a novel 3D thermal-aware floorplanner. Our contributions include: 1. A novel multi-objective formulation to consider the thermal and performance constraints in the optimization approach. 2. Two efficient Multi-Objective Evolutionary Algorithm (MOEA) for the representation ...

متن کامل

Fixed-outline floorplanning: enabling hierarchical design

Classical floorplanning minimizes a linear combination of area and wirelength. When Simulated Annealing is used, e.g., with the Sequence Pair representation, the typical choice of moves is fairly straightforward. In this work, we study the fixed-outline floorplan formulation that is more relevant to hierarchical design style and is justified for very large ASICs and SoCs. We empirically show th...

متن کامل

Interconnect-Driven Floorplanning with Fast Global Wiring Planning and Optimization

This paper presents an interconnect-driven floorplanning (IDFP) flow and algorithm integrated with multi-layer global wiring planning (GWP). It considers a number of interconnect performance optimizations during floorplanning, including interconnect topology optimization, layer assignment, buffer insertion, wire sizing and spacing. It also includes fast routability estimation and performance-dr...

متن کامل

Fast Hierarchical Floorplanning with Congestion and Timing Control

We propose fresher looks into already existing hierarchical partitioning based floorplan design methods and their relevance in providing faster alternatives to conventional approaches. We modify the existing partitioning based floorplanner to handle congestion and timing. We also explore the applicability of traditional Sizing Theorem for combining two modules based on their sizes and interconn...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2008